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Abstract
Dynamic logic can provide significant performance and 
power benefit compared to implementations using static 
gates. Unfortunately dynamic gates have traditionally suf­
fered from low noise margins, which limits their reliability. 
A new logic family, called complementary dynamic logic 
(CDL), is presented. CDL replaces the standard keeper 
logic with a dual dynamic keeper gate that is applicable to 
all dynamic gate structures. CDL provides dynamic gates 
with two novel characteristics: hysteresis and arbitrarily 
configurable noise margins. However, these two benefits 
come at the cost o f reducing the gain and increasing the en­
ergy o f the dynamic gate. This paper compares the noise, 
energy, performance, gain, and total transistor width trade­
offs o f CDL and three other logic families applied to a 65nm 
cell library consisting o f 23 functions. The results show that 
the performance advantages o f dynamic domino gates can 
be maintained while providing significantly enhanced noise 
margins using CDL structures.
1. Introduction
Deep submicron designs consist of a number of com­
peting critical design tradeoffs. Performance has tradition­
ally been the most important design metric. Others such as 
power and noise have become increasingly important due to 
scaling. Indeed, the impact of wires in our design is having 
an enormous effect on our architectures and circuits by in­
creasing the delay, noise, and power of our designs [9,13].
The circuit family used in our designs maintains a direct 
relationship to the performance, power, noise tolerance, and 
time to market of a design. The robustness and ease of map­
ping combinational functions to static logic are significant 
advantages that keep this logic family at the forefront of our 
design world. However, other logic families hold distinct 
advantages in terms of power and performance over tradi­
tional static logic design. For example, a domino implemen­
tation of a six-gate two-input NAND pipeline is 40% faster 
with 2 1% less peak switching energy than a static imple­
mentation driving an identical load.
A dynamic gate owes its significant performance advan­
tages to its unique logic structure. Dynamic gates imple­
ment the state change of a function, then act as latches. 
Hence the transistor logic is only implemented to effectu­
ate the change in a function from high to low (or low to 
high). Otherwise the gate is left in a high impedance state. 
This results in a very efficient gate. For instance, a tradi­
tional 2-input domino NAND gate has a logical effort [14] 
less than that of an inverter1 -  giving an input-to-output gain
1 Logical effort is a metric of the gain of a gate that takes into account 
the complexity of logic required to switch a gate. An inverter is tradi­
tionally assumed to be the highest gain gate.
greater than an inverter in traditional CMOS processes. The 
high gain of these gates are the primary reason for both per­
formance and power advantages of dynamic gates, and their 
latching property can create design advantages.
However, these structures also have a serious drawback. 
The dynamic latched output states that are not covered by 
the set-reset function are sensitive to noise. Noise is one of 
the primary reasons that dynamic gates are not exploited in 
more designs for their performance and power advantages.
This work presents a new dynamic gate structure, called 
complementary dynamic logic, or CDL, that can provide dy­
namic gates with hysteresis and a configurable noise mar­
gin. Hysteresis provides the gates with a high switching 
threshold when the output is low, and a low switching 
threshold when the output is high. The configurable noise 
margin allows propagation and coupling noise effects to be 
mitigated -  even to the point that noise sensitivity is less 
than that of a comparable static gate.
The noise tolerance comes at the cost of gain -  increas­
ing the delay and power of the gate. Therefore CDL gates 
will be sized to optimize gain based on the specific noise re­
quirements of the interconnect.
In this paper, we report the results of our characteriza­
tion of these logic gate as we trade off performance, power, 
gain, and total transistor width to increase the noise mar­
gin of this novel circuit family. We characterize and com­
pare CDL gates to static and traditional dynamic domino 
gates with a weak feedback keeper.
2. Dynamic Gate Noise Reduction
Several gate structures have been used to increase the 
noise margin of dynamic gates while retaining speed and 
energy advantages compared to static gates. These tech­
niques fall under two categories.
The first category of circuits were developed to reduce 
the propagated noise of dynamic gates by (a) dynamically 
increasing the switching threshold and (b) precharging in­
termediate nodes to increase the body effect [15, 1, 5, 3, 4]. 
These methods do nothing to improve coupling noise, and 
have a relatively limited improvement on propagated noise, 
but do reduce the leakage of these gates. We classify these 
as uncompetitive alternatives.
A second more effective method is to employ keeper 
structures that retain the output voltage in dynamic states of 
the gate. The circuits in this category are effective against 
both propagation noise and crosstalk noise. The most suc­
cessful keeper design has been to implement a jam latch, or 
back-to-back inverters, on the output of the dynamic gate2.
2 When dynamic gates are used inefficiently in clocked pipelines by 
connecting the precharge to the clock the pull-down structure of the 
second inverter in the jam latch can be removed because the gate will 
never be in a dynamic state with the output low.
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Figure 1. Footed Domino 2-input NAND gates 
with (a) jam latch, (b) CDL
This latch, shown in Figure 1(a) provides a pull-up or pull­
down path for the output at all times. However it also has 
one deleterious property: The jam latch keeper logic will 
always oppose the output transition in the dynamic gate. 
This has several drawbacks: (a) This increases the power 
dissipation of the gate due to the short circuit current be­
tween power and ground when the output switches, (b) The 
switching delay of the gate is increased due to the fight be­
tween the keeper and dynamic gate, (c) The keeper becomes 
a ratioed gate and must be sized properly or the gate will not 
function. If the keeper is too large, the gate will not switch. 
This limits the ability to create a dynamic gate with a large 
noise tolerance, (d) The feedback inverter of the dynamic 
gate must be sized to switch the keeper logic quickly to re­
duce short circuit current. This increases the load on the out­
put of the dynamic gate.
Stronger noise margins are needed than can be provided 
by the standard jam latch keeper. CDL gates provide the 
needed ability to obtain the necessary noise tolerance to 
allow usage of domino logic further into deep submicron 
technologies. CDL requires a second dynamic gate that is 
the dual of the dynamic set-reset gate. The outputs of these 
two gates are tied together as shown in Figure 1(b). The 
complementary CDL gate provides noise tolerance to the 
high impedance states of a dynamic gate. This secondary 
dynamic gate will never switch the output of the gate and 
does not fight the gate’s transition. Instead, it’s solitary pur­
pose is to provide noise tolerance. The complementary dual 
gate can be arbitrarily sized to achieve any necessary noise 
margin -  even to the point where it is stronger than the gate 
that toggles the output. CDL gates can therefore drive long­
distance communication wires. However, in most applica­
tions dynamic gates will continue to drive short local wires. 
In such cases the complementary gate will be very small, 
having a minimal impact on the gain of the dynamic gate.
There are two main advantages to CDL logic. It is the 
only set-reset dynamic logic family that can have an effec­
tively controllable noise margin. The second key advantage 
of CDL is hysteresis. This is due to the dual gate which 
continues to provide current to retain the previous state un­
til the inputs have fully switched or the output has toggled.
Figure 2. Static and dynamic C-Elements
3. Dynamic Gate Architectures
The logic of a dynamic gate is only intended to toggle 
the output. Therefore dynamic gates are most efficient when 
technology mapped from production rules [7] or other set- 
reset synthesis methodology. Such an approach is employed 
by asynchronous synthesis CAD [2, 16]. This is in stark 
contrast to the wasteful approach typically used in clocked 
designs where the precharge input is tied to the clock.
A simple C-Element, or rendezvous, will be used as an 
example to illustrate the design and benefits of the CDL 
gate using set-reset synthesis. The production rules for a 
C-Element are given as:
a |  • b |  h-> o | 
aj. ■ bj. i * oj
The implementation mapped to a static gate versus a dy­
namic gate are shown in Figure 2 and Table 1. The dynamic 
gate implementation is 40% faster with a 20% reduction in 
energy compared to the static implementation when driving 
the same output load. Hence a design methodology that ef­
ficiently uses dynamic gates has a two fold benefit (1) there 
can be a substantial reduction in overall logic when exploit­
ing the dynamic states, and (2) the gates themselves have 
higher gain, particularly when the set and reset functions 
have disjoint input conditions.
The design of the complementary dual gate is illustrated 
based on the dynamic C-Element. The KMap of the dual 
gate is shown in Table 2. All dynamic states from Table 1 
are specified as 0 or 1 based on the value of the output o. 
All other states are don’t care but must be covered with ei­
ther a zero or one based on the values of the dynamic gate. 
The full CDL logic is shown in Figure 3 where the (a) is 
the set-reset gate, (b) is an inverter to provide proper polar­
ity to the CDL gate (c).
The primary disadvantage of CDL gates is the complex­
ity of the keeper logic. First, since the two gates are duals, 
the keeper gate will produce additional load on the inputs, 
reducing the gain of the set-reset gate. Second, since the 
dual keeper gate does not switch the output, it will always 
have the output feeding back as an input, creating a latching 
structure. The keeper gate will therefore have more transis­
tors than the set-reset dynamic gate. Third, the complemen­
tary nature of the gate results in inefficient series structures 
when the set-reset gate has wide OR functionality.
However, the complexity of the dual CDL gate may not 
be as significant as one initially expects. The complexity is 
mitigated by two factors. First, mapping functions into set- 
reset logic can have a significant overall reduction in the
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ab
00 01 11 10
0 X 1 X
0 X 1 X
Table 1. KMap for C-EIement: x states are dy­
namic. Set, reset coverings =  ab, ab
ab
00 01 11 10
—0 0 0
—0 1 1
Table 2. Dynamic C-EIement dual: high, low
coverings =  (ao +  bo), (ao +  bo)
logic, particularly when mapping to sequential functions. 
For example, 18 transistors are required for the static im­
plementation of the C-Element, versus 12 for the CDL and 
8 for a dynamic gate with a jam latch keeper. Secondly, 
what really matters in a design from a power and perfor­
mance perspective is the the size in terms of total transis­
tor widths, not the number of transistors3. Unless very high 
noise margins are required, the total transistor width in a 
dynamic gate, including the more complicated CDL Logic, 
can be quite small when compared to a traditional static 
gate. For example, the total transistor widths of the standard 
keeper and CDL C-Elements are 23% and 27% respectively 
of the static gate for an identical load where the keepers are 
sized to drive 20% of the switching current of the devices. 
Note that the CDL implementation is only 18% larger than 
a gate using a traditional keeper. This highlights two impor­
tant factors to remember: (a) the increased gain and reduc­
tion in logic of dynamic gates can result in a significant re­
duction in total transistor widths, and (b) the extra transis­
tor width for the dual gate in CDL logic is very small unless 
high noise margins or hysteresis are needed.
The CDL gate structure has in the past been arbitrar­
ily applied to a few dynamic gates. The CDL C-Element 
shown here was used in the design of the Post Office [12] 
and is compared against other C-Element circuit structures 
in [101. However, a general approach to the design and siz­
ing of a complementary keeper to control noise is novel.
Because of the complex relationship between the noise 
advantages and gain costs of the CDL, a rigorous evaluation 
of these gates has been carried out and will be reported in 
Section 6.
4. Circuit Comparison
The circuit comparison has been carried out using the 
functions of a complete 65nm cell library. This library con­
tains 23 independent functions [111. We have mapped four 
gate families to these 23 functions: two dynamic cell li­
braries and a complex gate static library. The dynamic li­
braries consist of traditional dynamic domino with a jam 
latch keeper and domino CDL gates. Only a fraction of this
3 Many deep submicron libraries now split single logical transistors into 
many smaller transistors through “legging” to reduce variation, etc.
Figure 3. CDL Inverting C-Element
data can be presented here due to space limitations and the 
scope of the study. We will therefore use a representative 
example and summarize the full data results here. The com­
plete data set is contained in [8j.
Noise Margin: A domino gate will fail if it flips state 
or produces non-monotonic output changes. Therefore an 
aggressive definition of failure under noise is adopted: any 
change of Vth on the output is deemed a failure. Noise im­
munity curves are reported because they show how noise 
margins scale compared to the size of the keeper logic and 
provide a timing perspective which is absent in a DC anal­
ysis.
Performance: Performance is measured as the delay be­
tween 50% change in the input to a 50% change in the out­
put. Transistors are sized in this study by setting the PMOS 
to NMOS ratio to 2:1.
The current drive of the equivalent static gate is used as 
the baseline. Dynamic gates are sized to have an equiva­
lent switching current and load as the static gate shown in 
Figure 4. This results in similar delay, but greatly underes­
timates the gain advantage of dynamic gates. An alternative 
approach is to match the input loads of the gate which takes 
the gain into account [6j. We opted to use identical drive 
size to create the worst case scenario for the dynamic gates 
and to mitigate variations based on our sizing of the keeper 
transistors.
Switching Power: The sum of the energy to drive both 
the inputs and the outputs are reported.
Gain: Gain of the gate is calculated as the ratio of output 
load to the input load Cout/C in. The gain is reported as 
in this study because the output load remains constant.
Transistor Width: The total transistor width is the best 
first order metric of the cost of the circuit in terms of leak­
age and transistor area (but perhaps not layout area).
Hysteresis: Measured by the DC switching points.
5. Experimental Setup
Noise margins are modified by changing the size of the 
keepers. Our experiments consisted of measuring the seven 
design metrics in the previous section upon varying the size 
of the keepers. The circuits are evaluated under both input 
noise propagation and aggressor or crosstalk noise coupling 
on the output of the gate.
5.1. Keeper Sizing Parameters
Three parameters are used to modify the gate sizes in the 
keeper structures.
186 2 0 0 7 IFIP International Conference on Very Large Scale Integration (VLSI-SoC 2007)
Figure 4. Propagation noise setup
The keeper logic is sized in relation to the set and reset 
function of the gate using the parameter s. When s =  1 the 
keepers will drive nearly the same current as the set-reset 
logic function as shown in Figure 4. When s =  0 the gate is 
fully dynamic. This is the primary keeper scaling parameter 
used to control noise immunity. Most of our graphs show 
results of keeper sizing with s ranging from 0 to 1.
Parameter r is used to optimize the sizing of the keeper 
in the CDL gate by keeping the noise margin the same while 
reducing the load on the input pins. This optimization tech­
nique improves gain at the cost of slight increased delay and 
switching power of the gate.
Parameter t is used to optimize the size of the first in­
verter in the feedback path to the keeper as shown in Fig­
ure 4. The fanout load of the inverter was varied using this 
parameter while measuring the delay, power, and noise mar­
gin. The optimal value of t for the domino gate with regu­
lar keeper is approximately a fan out of four, whereas in the 
case of the CDL gate structure it is a fan out of 10. The opti­
mal values have been used in all the simulations while vary­
ing the other parameters.
5.2. Noise Modeling
Propagated noise: The setup used to measure noise 
propagation is shown in Figure 4 using 2-input NAND gates 
as an example. All simulations switch the output closer to 
ground. The transition to the input is a ramp that saturates 
at approximately V,.,./2.
Dynamic noise immunity curves are reported varying the 
s parameter that dictates the size of the keeper transistors. 
Spice simulations step the parameter s, sweeping the du­
ration of the input noise pulse until the propagated noise 
changes by V//t. The results plot input duration versus pa­
rameter s. The traditional design range in size for a jam 
latch is from 0.1-0.2 times that of the dynamic gate. How­
ever, we have plotted the graphs across a much larger dy­
namic range, varying s from zero to one.
Figure 5. crosstalk noise configuration
Crosstalk noise: Parameter / is introduced to model ag­
gressor noise as shown in Figure 5. This parameter spec­
ifies the percentage of the effective load on the gate that 
can be associated with a noise source, and ranges from 0 
to 1. The total capacitance on the output node remains con­
stant, but as / increases more of the total cap is attributed to 
cross-coupled wires. Therefore this is a figure of merit that 
can be used to determine the maximum wire length that can 
be safely driven for a given keeper size. The aggressor sig­
nals are ramps that saturate at V,.,.. Dynamic noise graphs 
are created by incrementing the keeper size s, and sweep­
ing / until the maximum noise on the output changes by a 
threshold V/;t.
6. Simulation Results and Comparisons
All values are taken from spice simulations of the gates 
in a 180nm process with a power supply of 1.8V and thresh­
old voltage of 0.4V. All signal ramps for propagated and 
crosstalk noise use ramps with a 150ps rise time that is equal 
to F04 values.
Dynamic noise graphs are plotted in Figures 6 and 8. 
These plot footed domino NAND and NOR structures that 
range from two to four inputs using jam latches and CDL 
keepers. The NAND and NOR structures give the best intu­
ition for the scaling and cost, since we cannot show the re­
sults of all 23 gate functions. The more complicated AOI 
gates exhibit an additive combination of the characteristics 
of these structures.
All values in these graphs are normalized to the values 
of a static gate. A value of 2 on the vertical axis is twice as 
good as the static gate, and 0.5 is half as good. The hori­
zontal axis scales parameter s. Changes in parameter s have 
an effect on the keeper structures but there is no change in 
the static transistor's sizes. When zero, the gate is fully dy­
namic. When s =  1, the keeper logic has approximately the 
same drive as the static gate.
The devices are sized pessimisticly for the dynamic gates 
by matching the drive strengths and loads. Therefore the
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Figure 6. Dynamic Noise Graphs of NAND structures
performance and power of the dynamic gates are similar to 
the static gate. However, the gain for these circuits is consid­
erably better than for the static gate. This implies that from a 
system perspective, substantial performance and power im­
provements are possible beyond what is reported here.
The arcs in the graphs align so that on the horizontal 
axis, the order of the arcs are gain, delay and power which 
are an improvement over the static gate. These values de­
grade as the keeper size is enlarged. The exception is the the 
gain of the domino with a week keeper which remains con­
stant because the inputs are independent of the keeper logic. 
Next the coupling and propagated noise appear, each with a 
worse value than the static gate. Noise immunity improves 
as the size of the keeper is increased in all gates. The dy­
namic gates are identical with a zero sized keeper for gain, 
performance, power and noise margin. They begin to di­
verge based on the particular properties of the keeper.
The CDL gate scales better in NAND structures than 
the jam latch for performance, power, and coupled noise. 
The CDL noise immunity is equal to the static gate with a 
keeper size about 80% the size of the dynamic gate. The 
CDL gate doesn't scale as well for propagated noise. The 
performance/noise tradeoff improves compared to the static 
gate with the deeper NAND structures. A CDL gate has a 
20% performance penalty when the same noise margin as 
the static gate is achieved for the 4-input NAND. The jam 
latch cannot reliably reach this point.
There is a substantially larger improvement in perfor­
mance and power for the NOR structures in Figure 8 com­
pared to the static gate with small keepers even given equiv­
alent switching transistor sizes. Performance improves by a 
factor over 2x for the 3-input NORs. However, the propa­
gated noise (the lowest line in the graphs) is substantially 
worse than the static gate. The CDL gate shows better noise 
margin scaling for large keeper structures. (The jam latch 
failed a little over 80% the size of the dynamic gate in the 2-
input NAND case.) The CDL gate achieves approximately 
the same performance as a static gate for an identical cou­
pling noise margin.
Figure 7 shows the DC analysis of a 2-input NAND gate 
as the CDL keeper gate scales. For large keepers a sub­
stantial hysteresis differential is created. This was consis­
tent across all of the gates in our 23 function library.
7. Conclusion and Future Work
A new gate structure (CDL) has been designed and eval­
uated showing configurable noise tolerance for dynamic 
gates that improves robustness and range of application. 
While there is no advantage for small keeper logic over 
the standard weak inverter implementation, the CDL gates 
show advantages in both NOR and NAND structures when 
increased noise tolerance is required and large keeper struc­
tures are used. The results show that the CDL gate can
Figure 7. CDL Hysteresis of 2-input NAND
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Figure 8. Dynamic Noise Graphs of NOR structures
achieve the same coupled noise margin as a static NOR gate 
with approximately the same performance and an improved 
gain. Dynamic gates were also shown to have over 600mV 
of hysteresis in a 1.8V process with large CDL structures.
There is significant cost in transistor width and decrease 
in gain for the NOR structures in a CDL gate. We briefly 
studied applying ratioed gates the the PMOS NOR struc­
tures in a CDL gate. This showed a potential for substan­
tial improvements in gain and transistor width at a cost of 
some contention when the gate switches. We are also inves­
tigating datapath implementations using CDL logic, auto­
matic sizing of the keeper gate for noise and wire lengths, 
and comparing CDL against static and traditional keeper de­
signs in a test chip.
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